



REMARKS

Traversal of Finality

Applicants respectfully traverse the finality of the rejection.

The examiner has not properly responded to the previous amendment by not responding to Applicants arguments and by presenting a number of misstatements of fact.

The Examiner has Made Several Misstatements about the content of the References

Claim 13, as amended, requires that:

“a vertical body layer of strained silicon formed on an exposed vertical surface of the SiGe layer within the trench, said exposed vertical surface being recessed transversely from an original trench width, and extending upward substantially at said original trench width from the top surface of the lower contact, “

1 The examiner has misrepresented the location of the transistor body in the
2 Agahi reference

3 The examiner has claimed on page 2 of the present action that Agahi
4 discloses the structure claimed in claim 13.

5 Referring to Figures 5 and 6 and paragraphs [035] and [036] of the present
6 specification, the exposed vertical surface is the surface between epi body
7 layer 134 and layer 30 and the phrase "extending upward substantially at
8 said original trench width" refers to the exposed surface of body layer 134,
9 since that phrase is outside the preceding parenthetical phrase.

10 Applicants point out that Agahi does not show any structure that
11 corresponds to this limitation. Applicants point out that Figure 7 of Agahi
12 shows a layer of silicon 203 having a vertical surface on which is
13 deposited a layer of epi 222 that is described in Column 4, lines 7 - 8 as
14 "the signal transfer region" Region 222 (the transistor body) is an epitaxial
15 silicon region".

16 The examiner has misrepresented the existence of an overhang under the
17 pad nitride.

1 There is no overhang of a pad dielectric in Agahi's example to produce the
2 vertical surface being recessed from the original trench width, as required
3 by the amended claims 13 and 19.

4 Fig. 7 of Agahi, shows that the edge of pad nitride 242 is perfectly in line
5 with the vertical surface of layer 203; so there is no transverse recess, as
6 defined by bracket 122 in Fig. 5 of the present spec.

7 The Examiner Has Not Met the Burden of Finding a Suggestion to Make
8 the Combination of References Cited

9 It is well known that the examiner is required to find in the references
10 being combined a suggestion to make the combination.

11 Agahi shows an epi transistor body 134 of silicon formed on the silicon
12 layer 203, so that there is no strain induced in the transistor body.

13 Hummler shows a single layer 112 of semiconductor that has no epi
14 transistor body associated with it.

1 The examiner is required to find a suggestion in the references to make the
2 combination, but has not done so.

3 The examiner has merely stated that: "Applicants argued that the Agahi
4 and Hummler reference do not disclose a strained silicon layer, whereas
5 with the combination of the references a strained silicon layer is
6 formed."(page 4 of the current action, line 2 of the Responses paragraph).
7 The examiner's response clearly ignores the examiner's obligation to find
8 a suggestion in the references to make the combination.

9 CLAIMS 14 AND 20

10 The rejection of claims 14 and 20 under 35 USC 103 is also respectfully
11 traversed.

12 The foregoing arguments also apply to these claims, since they are
13 dependent. In addition, the Examiner has stated: "The buffer layer (in the
14 Imai reference) is SiGe between the substrate and other SiGe layer to form
15 tensile strain and improve speed (Column 4, lines 48 - 65)".

1 The preceding statement is yet another misstatement, since buffer layer 12
2 of Fig. 3D does NOT produce strain in SiGe layer 15. Layer 15 is relaxed
3 (Col. 8, lines 33 - 37).

4 Applicants point out that the suggestion by the examiner: “to modify the
5 devices of Agahi and Hummler by incorporating the SiGe buffer layer
6 between the substrate (203 in Agahi) and other SiGe layer (the substituted
7 SiGe layer from Hummler, referred to as layer 112 in Hummler) to form
8 tensile strain and improve higher speed as taught by Imai” would not
9 produce the effect that the examiner claims.

10 The substrate (203 in Agahi) is necessarily a horizontal layer. The
11 semiconductor layer 236 (labelled “P-SI” in the center of Fig. 2B of Agahi)
12 adjacent to the transistor body 222 is also horizontal. The buffer layer
13 suggested by the examiner would therefore be a horizontal layer located
14 above layer 272 and below layer 236 in Fig. 2B of Agahi. That suggested
15 buffer layer may or may not have an influence on horizontal crystal
16 spacing the semiconductor layer 236 above it, but it would not have any
17 influence on the transistor body 222, which is vertical and adjacent to the
18 vertical edge of the semiconductor layer (and therefore depends on the
19 vertical crystal spacing of layer 236).

1 Thus, the buffer layer suggested by the examiner would have no effect on
2 the operation of the vertical transistor required by the claims and there is
3 no motive to make the combination suggested by the examiner.

4 Applicants point out that the buffer layer 20 in the present invention is
5 interposed to displace the inevitable crystal defects caused by the
6 difference in atomic structure between the bulk silicon of the substrate 10
7 and the SiGe layer 30 from the region of the vertical transistor (paragraph
8 22), so that the SiGe layer 30 is fully relaxed. Therefore since the layer 30
9 is fully relaxed, the improvement in performance of the transistor comes
10 from the strain that results from the difference in crystal spacing between
11 the fully relaxed SiGe layer 30 and the strained vertical silicon transistor
12 body 134.

13 This is totally different from the operation of the reference as described by
14 the Examiner (page 4 last two lines of the paragraph above 'Response to
15 Arguments'), where the buffer layer causes strain in the transistor body
16 and improves speed.

Response to Arguments

The first response by the examiner relative to the combination of Agahi and Hummler has been dealt with above.

The examiner's response: "In regards to the argument about the silicon layer not being recessed from the original trench width - - " constitutes another misstatement of fact.

The examiner has stated "the silicon layer is under the trench width and is not aligned with the pad nitride (242) and the layer (203)". Fig. 2B of Agahi proves that the examiner's statement is incorrect. Pad nitride 242 is in fact lined up with the right hand edge of P-SI 236 which forms the outer boundary 212 of transistor body 222. The same line continues downward in the Figure into substrate 203.


That right hand edge of P-SI 236 is the counterpart to the exposed vertical surface specified in claim 13. It is evidently NOT recessed from the original trench width because it is aligned with the original trench width. The transistor body 222 of Agahi thus projects into the trench, in contrast

1 to the requirement in the claims that the transistor body extends upward at
2 the original trench width. Figs 5 and 6 of the present spec illustrate the
3 situation described by the claims. In FIG. 5, the exposed vertical surface
4 of layer 30 is recessed transversely by distance 122 from the original
5 trench width. In FIG. 6, the inner edge of transistor body 134 is aligned
6 with the original trench width.

7 The examiner's response to the arguments with respect to the Imai
8 reference has been dealt with above. Summarizing, the structure of Imai is
9 incompatible with the structure of the other references, in that the buffer
10 layer of Imai does not (and would not) have any effect on a vertical
11 transistor.

12 For the foregoing reasons, allowance of the claims is respectfully
13 solicited.

14 Respectfully submitted,
15

16 by: 
17 Eric W. Petraske, Attorney
18 Registration No. 28,459
19 Tel. (203) 798-1857